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Introduction
Optical data transmission, characterized by high data rate capacity, electro-magnetic interference immunity, ground isolation, low cost and space saving, has been the fundamental readout infrastructure in today's high energy physics (HEP) experiments, such as those at the Large Hadron Collider (LHC). The Versatile Link project [1] and the Gigabit Transceiver (GBT) project [2, 3] , with link architecture as shown in figure 1 , play important roles in developing a comprehensive general-purpose radiation-tolerant optical link for the LHC. However, the challenge of the optical link is foreseen to increase in terms of power consumption, bandwidth and radiation tolerance, especially at the on-detector transmitting side. Thus, the array-based transmitter [4] has already been proposed in the Versatile Link PLUS project [5] . As the key component in the array transmitter, two radiation-tolerant 4 × 10 Gb/s VCSEL array drivers VLAD and lpVLAD are presented in this paper.
Unlike the single-channel VCSEL driver [6, 7] with differential outputs and extra external bias circuits, array driver needs to deliver both the modulation and bias currents via one single-ended output, which is directly wire-bonded to the VCSEL anode of each channel to be compatible with the common-cathode VCSEL array. The channel pitch of the array driver would match that of the VCSEL array, which in turn, match that of the fiber ribbon. Various output structures of VCSEL array driver have been reported [8] [9] [10] [11] [12] , and several bandwidth-boost techniques, such as tunable feed-forward equalization (FFE) [9, 10] , have been used to offset the electrical parasitics from the VCSEL intrinsic capacitance [13, 14] , and the VCSEL optical dynamic characteristics [15] . The VLAD adopts a power efficient pre-emphasis method with the differential-like output structure [8] after taking into account the voltage headroom (maximum 2.5 V power supply), power consumption, radiation performance and the targeted 10 Gb/s data rate. The lpVLAD uses a novel output structure to directly modulate the VCSEL with a pair of nMOS and pMOS, achieving an ultra-low power optical link driver at 2.2 mW/Gb/s.
The designs of VLAD and lpVLAD are described in section 2. The eye diagram test, multichannel test and radiation test results of both two drivers are presented and analyzed in section 3. The conclusions are included in section 4. Figure 2 shows the block diagram of VLAD. Each channel in VLAD consists of a two-stage inductive-peaking pre-driver and an output driver. The default inputs to VLAD are differential peak-to-peak 400 mV CML signals with the common voltage of 0.8 V provided internally under 100 ohm matching impedance. Two bias circuits are designed for pre-driver and output driver, respectively. The pre-driver bias circuit adopts the operational amplifier (OPAMP) feed-back loop to control the pre-driver tail current, so that the output common voltage of each stage in pre-driver is maintained at 0.8 V at different corners and temperatures. The output bias circuit, controlled by the I2C module, offers the two adjustable reference gate voltages to the output driver for different bias and modulation output options. The overall analog core of each channel is set to 310 µm × 250 µm to match the 250 µm channel-to-channel pitch in the VCSEL array.
Designs

VLAD
The schematics of the pre-driver and the output driver are shown in figure 3 . The pre-driver is composed of a plain differential stage followed by an inductive-peaking stage to gain back the total bandwidth, with the tail current of 1.8 mA and 3.6 mA, respectively. The symmetric spiral inductor with a central tap is used in the peaking stage, as shown in figure 3a, measuring 152 µm × 168 µm and providing 3.2 nH inductance. The two-stage pre-driver consumes a total power of 6.48 mW, and delivers a voltage gain of 12 dB at 12.5 GHz bandwidth with 0.8 V input and output common voltages.
The main idea of the output driver, as shown in figure 3b, is to obtain the switching current I switch from one branch of the differential pair and subtract it from the current source I pmos . Therefore, the bias and modulation current of the output I vcsel can be adjusted with different strengths of I pmos and I switch , which are controlled by the Vb_nmos and Vb_pmos. The total power consumption of this -2 - output driver is calculated as shown in figure 3b. The current source I pmos offered by the pMOS current mirror M9 and M10, restricted by the channel length modulation (CLM) effect, is far from an ideal one especially when considering the modulated voltage at the drain of pMOS M10. The I pmos decreases and increases together with the I switch at the same phase, resulting in slow rising and falling edges of I vcsel . A feed-forward cap Cf1 [8] , added between the left branch and the M10 gate, provides an AC path to the gate of M10 that can offset the undesirable change of I pmos , introducing a simple and effective way to boost the bandwidth at both edges. Due to the relative high VCSEL threshold voltage (> 1.2 V), the output driver uses 2.5 V power to allow sufficient voltage headroom. While M9 and M10 are regular 1.2 V thin oxide MOSs to minimize the output capacitance, M7 and M8 provide the voltage drop to ensure the function of M6. The final output is more susceptible to the 2.5 V noise than the 1.2 V noise, in consideration of the full differential 1.2 V pre-driver. So the left branch of the output differential stage is connected to the 1.2 V instead of the 2.5 V, leaving the 2.5 V current stable as a constant current source with less noise due to power-supply bounce.
lpVLAD
lpVLAD has the same pre-driver design as VLAD with a different output driver, as shown in figure 4 . VLAD output driver in figure 3b adopts a differential-like structure for the modulated current with one branch (M5) current wasted. lpVLAD output driver uses a pair of pMOS (M12) and nMOS (M11) to deliver the modulated current I switch to VCSEL directly, and adjustable I pmos is added up as the bias current with all branch currents contributing to the final output. The power consumption of this structure is calculated in figure 4 , with a theoretical power saving of 1.85 × (I H − I L ) = 1.85 × I modulation compared to that of the VLAD output driver. The pMOS current source M13, similar to M10 in VLAD, is also affected by CLM, and the feed-forward capacitor Cf2 inspired by Cf1 is adopted to boost bandwidth in the same way. In order to modulate the VCSEL directly for M11 and M12 without using thick-oxide MOS, on-chip AC coupling is used to shift the DC of pre-driver outputs. The pull-up voltage (pull-up2) can be made configurable to control the DC of M12 gate, which results in different Ids_p of M12 and makes the modulation current I switch adjustable. The AC coupling capacitor C1 is 6 pF with an acceptable size of 65 µm × 55 µm, the pull-up resistor R4 is larger than 80 K, and the RC constant of the AC coupling is 4.8 E-07 s. The DC voltage drop is less than 0.3% after 31 consecutive logic "1", and the induced pattern-dependent jitter is less than 0.16 ps [16] .
Eye diagram test
The 10 Gb/s optical eye diagrams of all four channels in VLAD and lpVLAD were measured. Figure 6a shows the 10 Gb/s optical eye diagram of one channel in VLAD with a 2.5 mA bias current and a 5.5 mA modulation current. The power consumption of VLAD was 34 mW/ch, and the total jitter measured 48 ps at the bit error rate (BER) of 1 × 10 −12 . Figure 6b shows the optical eye diagram of one channel in lpVLAD with a 2 mA bias current and a 6 mA modulation current. The power consumption of lpVLAD was 22 mW/ch, and the total jitter measured 37 ps at the BER of 1 × 10 −12 . The power consumption of lpVLAD was 11 mW/ch less than that of VLAD, which was consistent with the calculation in section 2.2. The power saving should be 1.85 * I modulation = 11.1 mW/ch when the I modulation is around 6 mA. The observed falling and rising edges of VLAD output were slower than expected. The bandwidth limitation caused inter symbol interference (ISI) which generated unexpected jitter and amplitude noise when the data rate was up to 10 Gb/s, as observed in figure 6a. We found out that there was a simulation tool application glitch. The metal-oxide-metal (MOM) capacitor Cf1 in VLAD was double-counted in the post-layout parasitic extraction, while the similar capacitor Cf2 in lpVLAD was the metal-insulator-metal (MIM) capacitor, and avoided the double-counting problem. The problem of VLAD has been verified by further simulations and will be fixed in the next version. A further architecture improvement based on VLAD is proposed. The main idea is to use stacked cascade current source for M5-M6 in figure 3b to raise the DC voltage of M5-M6 drains, use AC coupling after the pre-driver to raise the DC voltage of M5-M6 gates, and remove M7-M8. M10 size can be further decreased by using low voltage technology (LVT) pMOS to minimize the output capacitance. Proposed VLAD output driver shows the potential bandwidth of 10.4 GHz from the post-layout simulation.
Multi-channel test
Field programmable gate array (FPGA) evaluation board was used in multi-channel test to provide two more channels of 10 Gb/s, 400 mV (differential peak-to-peak) PRBS signals. The optical eye diagram and the total jitter of the targeted channel (Ch2) were recorded when adjacent two channels (Ch1, Ch3) were turned off or working at synchronous/asynchronous inputs with the targeted channel, as shown in figure 7 and figure 8 . Different input phases of Ch1 and Ch3 were also implemented in the synchronous situation, and both VLAD and lpVLAD showed unaffected eye diagrams in all situations of multi-channel test. 
Radiation test
VLAD and lpVLAD drivers were also irradiated under X-ray at a dose rate of 8.8 Mrad(SiO 2 )/hr (40 mA, 1 cm distance, 50 keV) for two days with the total dose up to 350 Mrad. Room temperature Figure 9 . VLAD radiation test summary and electrical eyes at the typical setting.
(27 • C) and oven (100 • C) annealing tests were conducted afterwards. The power consumption, output average current, output modulation current, total jitter and electrical eye diagrams were recorded with different settings at different total doses and annealing situations. Figure 9 and figure 10 summarize the radiation results of VLAD and lpVLAD, respectively. The 3.3 V current shown in the picture was recorded from the power supply of the test boards. It was converted to 1.2 V and 2.5 V, and the current indicated the variation trend instead of the exact power. The average current shown in the picture was defined as I bias + I mod /2. VLAD showed consistent performance during the whole radiation and the annealing tests at different bias and modulation settings. The output average currents were almost unchanged, the output modulation amplitudes changed less than 1 mA, and the total jitters changed less than 10 ps. On the other hand, lpVLAD under typical setting showed obvious modulation degradation of 2.5 mA after 300 Mrad (4 mA left), which was not observed in the minimum setting. We traced the reason for such behaviors to the pMOS M12 degradation. As shown in figure 4 , pMOS M12 delivered part of the modulation current, but the I ds of M12 was severely degraded due to the V th increase and g m decrease by the total ionizing dose (TID) effects. The nMOS (M11) solely delivered all the modulation current of 4 mA at this moment. However, the minimum setting turned off this pMOS with a high pull-up voltage (pull-up2 in figure 4 ) from the beginning, so it was not affected by TID and provided the same modulation current of 4 mA by M11. And it was further confirmed by the fact that changing the voltage of pull-up2 (M12 gate) had no effect on the output modulation current any more at the 300 Mrad point. During the annealing, all performances of lpVLAD restore to normal with the recovery of M11, as shown in figure 10 .
Conclusion
This paper reports the design and test results of two 4 × 10 Gb/s radiation-tolerant VCSEL array drivers (VLAD and lpVLAD). A power-efficient bandwidth-boost technology is used in VLAD output driver. A novel low-power output structure is introduced in lpVLAD, and an ultra-low power consumption of 2.2 mW/Gb/ch is achieved in lpVLAD. The 10 Gb/s optical eye diagrams of both drivers pass eye mask with multi-channels working simultaneously at the total dose up to 350 Mrad. VLAD shows consistent performance through the radiation. lpVLAD shows a modulation current degradation to 4 mA after 300 Mrad and recovers after 7 days annealing. Figure 10 . lpVLAD radiation test summary and electrical eyes at the typical setting.
